test: fix signed integer overflow in vclock test
Vclock unit test had a test where all vclock components were close to INT64_MAX. The sum was bigger than INT64_MAX, and it caused overflow in vclock's signature. The patch reduces order of the LSNs in this test so their sum does not overflow anymore. Part of #4609
Please register or sign in to comment